Search
Now showing items 1-2 of 2
A dual image processing pipeline camera with CE applications
(2011)
The implementation of a dual image processing
pipeline camera on a state-of-art FPGA system is described. This
camera can simultaneously acquire dual images of a scene and
process, analyze and merge both images to enable ...
Hybrid video-frame pre-processing architecture for HD-video
(IEEE, 2011)
As imaging devices begin to support full frame rate video at 720p and higher resolutions image processing algorithms which operate on full image frames become severely challenged due to both the processing costs of operating ...