Fixed latency on-chip interconnect for hardware spiking neural network architectures
View/ Open
Full Text
Date
2013-09-01Author
Pande, Sandeep
Morgan, Fearghal
Smit, Gerard
Bruintjes, Tom
Rutgers, Jochem
McGinley, Brian
Cawley, Seamus
Harkin, Jim
McDaid, Liam
Metadata
Show full item recordUsage
This item's downloads: 0 (view details)
Cited 18 times in Scopus (view citations)
Recommended Citation
Pande, Sandeep; Morgan, Fearghal; Smit, Gerard; Bruintjes, Tom; Rutgers, Jochem; McGinley, Brian; Cawley, Seamus; Harkin, Jim; McDaid, Liam (2013). Fixed latency on-chip interconnect for hardware spiking neural network architectures. Parallel Computing 39 (9), 357-371